



ISSN: 0975-766X

CODEN: IJPTFI

Research Article

Available Online through

[www.ijptonline.com](http://www.ijptonline.com)

## COMPARISON OF A NOVEL 15 LEVEL CASCADED ASYMMETRIC MULTICELL INVERTER USING PI AND FUZZY LOGIC CONTROLLER

K.B.Bhaskar\*<sup>1</sup>, Dr.T.S.Sivakumaran<sup>2</sup>, M.Devi<sup>3</sup>

Research Scholar, Bharath University, Chennai, India<sup>1</sup>.

Principal, Arunai College of Engineering, Tiruvannamalai<sup>2</sup>.

Assistant Professor, Department of EEE, Arunai College of Engineering, Tiruvannamalai<sup>3</sup>.

*Email: jaibhaskar15@gmail.com*

Received on 09-08-2016

Accepted on 05-09-2016

### Abstract

This paper proposes a 15 level cascaded asymmetric multicell converter. With this new topology of inverter a cell consists of a dc source and two switches. The asymmetric DC sources are binary in progression. By cascading of the cells are capable of producing positive voltage levels which in turn called as auxiliary inverter. The output of auxiliary inverter is fed into main inverter to produce positive and negative output voltage levels (AC output voltage). Another noteworthy feature of this topology is that if any H-bridge fails, it can be bypassed and the configuration can still operate as a five level inverter at its full power rating. The Multi carrier based Level shifting Phase Disposition Pulse width Modulation (LS-PD-PWM) technique is involved to reduce the percentage of distortion. This paper also compares the performance analysis of the circuit by using Proportional Integral (PI) and Fuzzy Logic Controller which is used to produce reference signal for LS-PD-PWM. The complete system is modeled and simulated in MATLAB/SIMULINK environment. The results are obtained from proposed circuit shows that the circuit works properly to produce the multilevel output with low total harmonic distortion using the controllers. Simulation results show the effectiveness of the proposed topology of switching.

**Keywords:** Cascaded H- bridge multilevel inverter, Level shifting Phase Disposition Pulse width Modulation (LS-PD-PWM), Proportional Integral (PI)

### 1. Introduction


The recent trend to meet an ever-increasing energy demand is moving toward generating power with renewable energy source that may be dispersed in a wide area, and most of them are renewable, as they have greater advantages due to their environmentally friendly nature. Cascaded H bridge multilevel inverters overcome the disadvantages of conventional two level inverter through combining two H-bridge module together because of its level increasing

ability. An advanced configuration for symmetric multilevel voltage source inverter is proposed it can able to generate the desired voltage levels using a lower number of circuit devices including power semi-conductor switches and related gate driver circuits of switches [1]. A developed cascaded multilevel inverter is comprised of series connection in order to generate all voltage levels even and odd at the output[2].Proposed VSI that has been designed to reduce circuit complexity by optimizing the use of bidirectional switches is built by adding an auxiliary circuit comprising an arrangement of bidirectional switches to the three-phase, six-switch, full-bridge configuration.[3]. A new topology proposed and require a less number of dc voltage source and less semiconductor devices consists of lower blocking voltage on switch, that results in decreased complexity[4].Recently, a novel MVSI has been suggested, that is reduced the power components [5]. A redundant switching state for generating different pole voltages proposed by selecting appropriate switching states, and if any H bridge fails, it can be by passed and this configuration works in three level inverter [6].Fuzzy logic controller is implemented for shunt APF, to compensate reactive power and to eliminate harmonics drawn from a diode rectifier feeding RL load during distorted voltage conditions [7]. Proposed PD modulation scheme on series converters that may applied to parallel converters using interleaving techniques with multilevel characteristics [8]. A novel topology proposed for medium voltage applications, this converter linking series connected half bridge module at each phase that can be extended to large portion [9].New topology with a reversing voltage component is shown to improve performance by compensating some disadvantage like complex PWM and voltage balancing problem in conventional inverters is proposed [10]. An effective hybrid optimal modulation technique is proposed for cascaded H-bridge inverter with generalized optimal pulse width modulation can be extended to m-level [11]. An alternative way of improving the control performance a classic digitally controlled power converter with multisampling techniques is proposed here which can posses the advantage of reducing switching delay [12]. Hybrid inverter stages with high, medium and low voltage is made to reduce dc source, a novelty control method is presented to avoid undesirable high switching frequency for high and medium stages of inverter [13].A study of novel five level multistring inverter topology is proposed with front end stage to improve the conversion efficiency of conventional boost converters for PV application [14].A five level multistring inverter for PV grid connected system is proposed with novel PWM technique, two reference signal that are identical to each other with offset [15]. A new integrated fuzzy logic controller modulator is proposed with new power sharing algorithm for cascade H bridge multilevel inverters for efficiency issues in interactions between stages [16].A stable current output adjusting modulation index for multilevel inverter with fuzzy logic controller has

developed for variable speed wind turbine system [17]. A comparison is made with relations between space vector modulation and carrier based pulse with modulation with vector calculations [18]. This opens a space for embarking on research work in designing and illustrating the a newly constructed simplified three phase cascade H bridge multi level inverter topology with level shifting phase disposition pulse width modulation and comparison is made with PWM, PI controller and fuzzy logic controller[19].


**2. Proposed Cascaded Multicell Inverter.**

A cascade multilevel inverter consists many number of H-bridge (single-phase full bridge) inverter connected in cascaded fashion.. The proposed cascaded multi cell multilevel inverter is a mixed version of cascaded and flying capacitor multi cell inverter. Here the positive switch and the negative switch were connected to the dc source which we call as cell. These cells are connected in cascaded fashion to produce the output levels. Then these voltages are fed through normal single phase inverter o produce the positive and negative voltage levels[20]. The circuit is shown in Figure 10.



**Figure 1. Structure of Proposed Cascaded H-Bridge multi cell MLI.**

In the proposed 15 level inverter we have three cells connected in cascaded fashion. The cell 1 has two switches  $S_1$  and  $S_1'$ . The switch  $S_1$  is called positive switch used to produce positive voltage and the switch  $S_1'$  is called negative switch used to produce negative voltage[21].



**Figure 2. Working of Proposed Cascaded H-Bridge multi cell MLI.**

Here we use asymmetric dc voltages whose voltage levels are given as V for cell 1, 2V for cell 2, 4V for cell 3 etc. Each H-bridge has separate dc source. Each DC source is associated with one single-phase full-bridge inverter[22]. The output voltages of each cell are connected in series in order to produce multilevel output at the inverters. Their peak to peak voltage available is the addition of all the voltage sources. In our case the peak to peak voltage is 7V. Here, we used voltage of about 40V. So we produce the output voltage of about 280V. The operation is similar to that

of the cascaded H-Bridge inverter. Each cell produces output levels of +V , -V and Zero volts. The comparison between conventional and proposed inverter is shown in Table 2.

A fifteen -level cascaded converter, for example, consists of three DC sources and three full bridge converters. The switching pattern to produce 15 voltage levels is shown in the Table 1.

The relation between the no of output levels and no of semiconductor devices are calculated by using the formulae as shown below[23]. Let us calculate the no of devices used in each phase where “N<sub>DC</sub>” be the number of DC sources or stages and the associated number of output voltage level can be calculated by using the equation[24],

$$M = 2^{N_{dc}} \tag{1}$$

The number of switches used in this topology for auxillary inverter is given by the equation,

$$N_s = 2(N_{DC}) \tag{2}$$

The number of switches used in this topology for main inverter is given by the equation,

$$N_{SMAIN} = 4 \tag{3}$$

Therefore the total no of switches used in each phase is

$$N_{TOTAL} = N_s + N_{SMAIN}$$

$$N_{TOTAL} = 2(N_{DC}) + 4 \tag{4}$$

Where,

M = No of output voltage levels

N<sub>s</sub> = No of switching devices in auxiliary inverter

N<sub>SMAIN</sub> = No of switching devices in main inverter

N<sub>TOTAL</sub> = Total no of switching devices.

**Table– 1. Switching table for 15-level asymmetrical Cascaded multicell converter.**

Output voltage levels	Auxillary switches		Main switches					
	J <sub>a</sub>	J <sub>a</sub> '	S <sub>1</sub>	S <sub>2</sub>	S <sub>3</sub>	S <sub>1</sub> '	S <sub>2</sub> '	S <sub>3</sub> '
7V	ON	OFF	ON	ON	ON	OFF	OFF	OFF
6V	ON	OFF	ON	ON	OFF	OFF	OFF	ON
5V	ON	OFF	ON	OFF	ON	OFF	ON	OFF
4V	ON	OFF	ON	OFF	OFF	OFF	ON	ON
3V	ON	OFF	OFF	ON	ON	ON	OFF	OFF
2V	ON	OFF	OFF	ON	OFF	ON	OFF	ON
1V	ON	OFF	OFF	OFF	ON	ON	ON	OFF
0	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF
-1V	OFF	ON	ON	ON	OFF	OFF	OFF	ON
-2V	OFF	ON	ON	OFF	ON	OFF	ON	OFF
-3V	OFF	ON	ON	OFF	OFF	OFF	ON	ON
-4V	OFF	ON	OFF	ON	ON	ON	OFF	OFF
-5V	OFF	ON	OFF	ON	OFF	ON	OFF	ON
-6V	OFF	ON	OFF	OFF	ON	ON	ON	OFF
-7V	OFF	ON	OFF	OFF	OFF	ON	ON	ON

**Table– 2. Comparison of Cascaded H-Bridge and Proposed MLI.**

Output Voltage Levels	Cascade H-Bridge		Proposed cascade H -Bridge	
	Single phase	Three phase	Single phase	Three phase
	Number of switches used	Number of switches used	Number of switches used	Number of switches used
	$(2*(m-1))$	$3*(2*(m-1))$	$(m+1)$	$3*(m+1)$
<b>9</b>	16	48	8	24
<b>15</b>	28	84	10	30
<b>31</b>	60	180	12	36

### 3. Modulation Techniques

The power electronic components IGBT MOSFET JFET etc., are operated in the “switched mode” which means the switches are always in either one of the two states - turned off (cutoff region), or turned on (saturated region with only a small voltage drop across the switch). Any transition from conducting to non-conducting causes unwanted signals to flow through them. To control the flow of power in the circuits, the switches alternate between these two states (i.e. on and off). The switched component is attenuated and the desired DC or low frequency AC component is retained. This process is called Pulse Width Modulation (PWM), since the desired average value is controlled by modulating the width of the pulses[25].

#### 3.1 Classification of Modulation Strategies:

The purpose of the modulation technique of the multilevel inverter is to synthesize the output voltage nearest to that of the sinusoidal waveform. Many modulation techniques have been developed for harmonic reduction and switching loss minimization based on switching frequency[26].

#### 3.2 Multicarrier Pulse Width Modulation:

Particularly for Multilevel inverters the Multicarrier PWM is easy to generate switching signals and also the output waveform appears as close as to the sinusoidal one.

There are off two types.

1. Phase Shifting PWM
2. Level shifting PWM

In PS-PWM techniques the carriers are equal in amplitude and frequency but they have phase difference with each other. In LS-PWM techniques the carriers are equal in amplitude, frequency and phase but they differ in their levels.

#### 3.3 Level shifted PWM Method:


There are three alternative PWM strategies with different phase relationships for the level-shifted multicarrier modulation:

- Phase disposition (PD), where all carrier waveforms are in phase.

- Phase opposition disposition (POD), where all carrier waveforms above zero reference are in phase and are 180 degree out of phase with those below zero.
- Alternate phase disposition (APOD), where every carrier waveform is in out of phase with its neighbor carrier by 180 degree.

### 3.4 Phase Disposition (PD):

In the present work, in the carrier-based implementation the phase disposition PWM scheme is used. Generally the sinusoidal reference signal is compared with the triangular carriers to produce switching signals to the circuit. In the carrier-based implementation, at every instant of time the modulation signals are compared with the carrier and depending on which is greater, the switching pulses are generated (figure 3).



**Figure 3. Level Shifting Phase Disposition Pulse Width Modulation (LS-PD-PWM).**


In the similar way for an N –level inverter, the (N-1) triangles are used as carriers. The positive switches S1 and S4 uses the carrier above the zero biasing to produce the output voltages  $V_s/2$  and  $V_s$  and the negative switches S2 and S3 uses the carriers below the zero biasing to produce the output voltages  $-V_s/2$  and  $-V_s$ .

## 4. Control Strategy

### 4.1 Proportional integral controller

The Proportional Integral controller is a basic solution for most industrial applications. It is popular because of its simple structure and can be easily implemented in practice (figure 4). The control action law of a PI controller is defined by the following equation:

$$u(t) = K_p e(t) + K_i \int_0^t e(t) dt \tag{5}$$



**Figure 4. Implementation of PI controller.**

### 4.2 Fuzzy logic controller

A Fuzzy Logic Controller (FLC) is basically designed by selecting its inputs and outputs, choosing the preprocessing needed for the inputs and de post – processing needed for the outputs, as well as designing each of its four basic components: Fuzzification, rule – base, inference mechanism and defuzzification ( figure 10).




Figure 5. An FLC is an artificial decision making system that operates in closed loop and real time as can be observed.

### 4.3 Fuzzification

The membership function values are assigned to the linguistic variables using seven fuzzy subset called negative big (nb), negative medium (nm), negative small (ns), zero(z), positive small (ps), positive medium (pm), positive big (pb). Variable e and Δe are selected as the input variables, where e is the error and Δe is the change in error. The output variable is the reference signal for PWM generator (figure 6). Triangular membership functions are selected for all these process. Fuzzy associative memory for the proposed system is given in Table-3.




Figure 6. Membership Function Plot of Error , (b) Membership Function Plot of changein Error, (c) Membership Function Plot of output.

Table 3. Fuzzy Associate Memory for the Proposed System.

e	Δe						
	nb	nm	ns	zr	ps	pm	pb
nb	nb	nb	nb	nm	nm	ns	zr
nm	nb	nb	nm	nm	ns	zr	ps
ns	nb	nm	nm	ns	zr	ps	pm
zr	nm	nm	ns	zr	ps	pm	pm
ps	nm	ns	zr	ps	pm	pm	pb
pm	ns	zr	ps	pm	pm	pb	pb
pb	zr	ps	pm	pm	pb	pb	pb

5. Simulation and Experimental validations.

5.1 Output Voltage of 15 level Cascaded Multicell Inverter Using PWM Generator.




Figure 7. Obtained voltage waveform using PWM generator.

5.2 Output current waveform of 15 level Cascaded Multicell Inverter Using PWM Generator.




Figure 8. Obtained current waveform using PWM generator

5.3 THD of 15 level Cascaded Multicell Inverter Using PWM Generator.




Figure 9. Total Harmonic Distortion of 15 level Cascaded Multicell Inverter Using PWM Generator.

5.4 Control Strategy of 15 level Cascaded Multicell Inverter Using LS-PD-PWM.




Figure 10. Control Strategy Using LS-PD-PWM.



### 5.5 Carrier Arrangement using LS-PD-PWM




Figure 11. Carrier arrangement Using LS-PD-PWM.

### 5.6 Three Phase Output Voltage Of 15 level Cascaded Multicell Inverter Using LS-PD-PWM.




Figure 12. Obtained voltage waveform using LS-PD-PWM.

### 5.7 Three Phase Output Current Of 15 level Cascaded Multicell Inverter Using LS-PD-PWM.




Figure 13. Obtained voltage waveform using LS-PD-PWM.

### 5.8 THD of 15 level Cascaded Multicell Inverter Using LS-PD-PWM.




Figure 14. Obtained Total Harmonic Distortion of 15 level Cascaded Multicell Inverter Using LS-PD-PWM.

5.9 Control Strategy of 15 level Cascaded Multicell Inverter Using LS-PD-PWM Inverter with PI Controller




Figure 15. Control Strategy Using LS-PD-PWM.

5.10 Three Phase Output Voltage of 15 level Cascaded Multicell Inverter Using LS-PD-PWM with PI Controller.




Figure 16. Obtained voltage and current waveform using LS-PD-PWM with PI Controller.

5.11 THD of 15 level Cascaded Multicell Inverter Using LS-PD-PWM with PI Controller.




Figure 17. Obtained Total Harmonic Distortion of 15 level Cascaded Multicell Inverter Using LS-PD-PWM

5.12 Control Strategy of 15 level Cascaded Multicell Inverter Using LS-PD-PWM Inverter With Fuzzy Logic Controller.




Figure 18. Control Strategy Using LS-PD-PWM with Fuzzy Logic Controller.

### 5.13 Fuzzy Rules




Figure 19. Implemented Fuzzy Rules for the Proposed System.

### 5.14 Fuzzy Structure




Figure 20. Obtained Fuzzy Structure

### 5.15 Three Phase Output Voltage of 15 level Cascaded Multicell Inverter Using LS-PD-PWM with Fuzzy Logic Controller




Figure 21. Obtained voltage and current waveform using LS-PD-PWMwith Fuzzy Logic Controller

5.16 THD of Nine Level Cascaded H Bridge Inverter Using LS-PD-PWMwith Fuzzy Logic Controller




Figure 22. Obtained Total Harmonic Distortion of Nine Level Cascaded H Bridge Inverter with Fuzzy Logic Controller




Figure 23. Comparison of THD for PWM, PI Controller and Fuzzy Logic Controller.

Conclusion:

This paper proposed new topology of cascaded asymmetric multicell inverter to produce multilevel output with significant reduction of power electronics components. The LS-PD-PWM technique involved to further improve the performance of the inverter by reduces the THD which was illustrated in figure 23. The simulation also proves that if any failure occurs in any one of the cell it can able to produce up to multiple voltage levels without shunt downing the entire systems.

The multilevel inverter was successfully controlled by both PI and fuzzy logic controller and these are used to achieve control of multilevel output steps both in linear and nonlinear loads. This paper also compares the performance of PI and Fuzzy logic controller. The simulation reveals that the Fuzzy logic controller is most efficient and effective than PI controller in our case. The simulation result also proves the effectiveness of the proposed switching topology.

## Reference

1. Mohammad Reza Jannati Oskuee, Masoumeh Karimi, Sajad Najafi Ravadanegh, and Gevork B. Gharehpetian, (2015) An Innovative Scheme of Symmetric Multilevel Voltage Source Inverter with Lower Number of Circuit Devices. *IEEE Transactions on Industrial Electronics*, 62, 6965 – 6973.
2. Ebrahim Babaei, Sara Laali, and Zahra Bayat (2015) A Single-Phase Cascaded Multilevel Inverter Based on a New Basic Unit with Reduced Number of Power Switches *IEEE Transactions on Industrial Electronics*, 62, 922-929.
3. E. Babaei, S. Alilu, and S. Laali,(2014) A new general topology for cascaded multilevel inverters with reduced number of components based on developed H-bridge. *IEEE Transactions on Industrial Electronics*, 61, 3932-3939.
4. Jafferri Jamaludin, Nasrudin Abd. Rahim, Hew Wooi Pingl(2014) Multilevel voltage source inverter with optimised usage of bidirectional switches. *IET Power Electron*, 8, 378-390.
5. Ali Ajami, Ataollah Mokhberdoran and Mohammad Reza Jannati Oskuee (2013) A New Topology of Multilevel Voltage Source Inverter to Minimize the Number of Circuit Devices and Maximize the Number of Output Voltage Levels. *J Electr Eng Technol*, 8, 1321-1329.
6. P. Roshankumar, P. P. Rajeevan, K.Mathew, K. Gopakumar,(2012) A Five-Level Inverter Topology with Single-DC Supply by Cascading a Flying Capacitor Inverter and an H-Bridge. *IEEE Transactions on Power Electronics*, 27, 3505-3512.
7. Amar Benaissa\*, Boualaga Rabhi, Mohamed Fouad Benkhoris, Ammar Moussi, Jean-Claude Le Claire (2012) Fuzzy logic controller for five-level shunt active power filter under distorted voltage conditions. *IEEE Industrial Electronics Society*, 4973 - 4978
8. Bernardo Cougo, Guillaume Gateau, Thierry Meynard, Malgorzata Bobrowska-Rafal, and Marc Cousineau,(2012) PD Modulation Scheme for Three-Phase Parallel Multilevel Inverters. *IEEE Transactions on Industrial Electronics*, 59,690-700.
9. Alessandro Luiz Batschauer, Samir Ahmad Mussa, and Marcelo Lobo Heldwein (2012) Three-Phase Hybrid Multilevel Inverter Based on Half-Bridge Modules. *IEEE Transactions on Industrial Electronics*, 59,668-678.
10. Ehsan Najafi, and Abdul Halim Mohamed Yatim (2012) Design and Implementation of a New Multilevel Inverter Topology. *IEEE Transactions on Industrial Electronics*, 59, 4148-4154.

11. Amin Ghazanfari, Hossein Mokhtari, and Mohsen Firouzi (2012) Simple Voltage Balancing Approach for CHB Multilevel Inverter Considering Low Harmonic Content Based on a Hybrid Optimal Modulation Strategy. *IEEE Transactions on Power Delivery*, 27, 2150-2158.
12. Xiaotian Zhang, Student and Joseph W. Spencer (2012) Study of Multisampled Multilevel Inverters to Improve Control Performance. *IEEE Transactions on Power Electronics*, 27, 4409-4416.
13. Saad Mekhilef, and Mohamad N. Abdul Kadir (2011) Novel Vector Control Method for Three-Stage Hybrid Cascaded Multilevel Inverter. *IEEE Transactions on Industrial Electronics*, 58, 1339-1349.
14. Yi-Hung Liao and Ching-Ming Lai (2011) Newly-Constructed Simplified Single-Phase Multistring Multilevel Inverter Topology for Distributed Energy Resources. *IEEE Transactions on power Electronics*, 26, 2386-2392.
15. Nasrudin A. Rahim, *Senior* and Jeyraj Selvaraj (2010) Multistring Five-Level Inverter With Novel PWM Control Scheme for PV Application. *IEEE Transactions on Industrial Electronics*. 57, 2111-2123.
16. Carlo Cecati, Fabrizio Ciancetta, and Pierluigi Siano (2010) A Multilevel Inverter for Photovoltaic Systems With Fuzzy Logic Control. *IEEE Transactions on Industrial Electronics*, 57, 4115-4125.
17. Ramazan Bayindir, İlhami Colak, Ersan Kabalci, and Erdal Irmak (2009) The Fuzzy Logic Control of a Multilevel Converter in a Variable Speed Wind Turbine. *International Conference on Machine Learning and Applications*,
18. W. Yao, H. Hu, and Z. Lu (2008) Comparisons of space-vector modulation and carrier-based modulation of multilevel inverter. *IEEE Transactions on power Electronics*, 23, 45–51.
19. T. Saravanan V. Khanaa and Krishna Mohanta (2013), performance analysis of fttth using gepon in direct and external modulation, *Indian Journal of Science and Technology*, Vol-6,Supplementary-6,4848-4852.
20. T. Saravanan V. Khanaa and Krishna Mohanta (2013) Recovery of link quality degradation in wireless mesh networks, *Indian Journal of Science and Technology*, Vol-6, Supplementary-6, 4837-4842.
21. T. Saravanan V. Khanaa and Krishna Mohanta ed (2013),Recovery of link quality degradation in wireless mesh networks, *Indian Journal of Science and Technology*, Vol-6, Supplementary-6, 4837-4842.
22. R. Udayakumar<sup>1</sup>, V. Khanaa and T. Saravanan (2013),Analysis of polarization mode dispersion in fibers and its mitigation using an optical compensation technique, *Indian Journal of Science and Technology*, Vol-6, Supplementary-6,4767-4771.

23. T. Saravanan<sup>1\*</sup>, V. Srinivasan and V. P. Sandiya (2013), A two stage dc-dc converter with isolation for renewable energy applications, Indian Journal of Science and Technology, Vol-6, Supplementry-6. 4824-4830.
24. R. Udayakumar<sup>1</sup>, V. Khanaa and T. Saravanan (2013), Chromatic dispersion compensation in optical fiber communication system and its simulation, Indian Journal of Science and Technology, Vol-6, Supplementry-6, 4762-4770.
25. R. Udayakumar<sup>1</sup>, V. Khanaa and T. Saravanan (2013), Synthesis and structural characterization of thin films of  $\text{SnO}_2$  prepared by spray pyrolysis technique, Indian Journal of Science and Technology, Vol-6, Supplementry-6, 4754-4757.
26. V. Khanaa<sup>1</sup>, Krishna Mohanta and T. Saravanan (2013), Performance analysis of a two channel optical wdm system using binary and duo binary modulation formats, Indian Journal of Science and Technology, Vol-6, Supplementry-6, 4723-4732.

**Corresponding Author:**

**K.B.Bhaskar**

**Email:** [jaibhaskar15@gmail.com](mailto:jaibhaskar15@gmail.com)